

# UTILITY PATENT APPLICATION TRANSMITTAL

## (Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No.  
20944.9000

Total Pages in this Submission

### TO THE ASSISTANT COMMISSIONER FOR PATENTS

Box Patent Application  
Washington, D.C. 20231

Transmitted herewith for filing under 35 U.S.C. 111(a) and 37 C.F.R. 1.53(b) is a new utility patent application for an invention entitled:

**ANTI-REFLECTIVE COATING AND PROCESS USING AN ANTI-REFLECTIVE COATING**

and invented by:

**Umesh Sharma, Kevin Q. Yin, Hong J. Wu, Suryanarayana Shivakumar Bhattacharya, Xiaoming Li**

If a CONTINUATION APPLICATION, check appropriate box and supply the requisite information:

☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No.: \_\_\_\_\_

Which is a:

☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No.: \_\_\_\_\_

Which is a:

☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No.: \_\_\_\_\_

Enclosed are:

### Application Elements

1. ☒ Filing fee as calculated and transmitted as described below
2. ☒ Specification having 15 pages and including the following:
  - a. ☒ Descriptive Title of the Invention
  - b. ☐ Cross References to Related Applications (if applicable)
  - c. ☐ Statement Regarding Federally-sponsored Research/Development (if applicable)
  - d. ☐ Reference to Microfiche Appendix (if applicable)
  - e. ☒ Background of the Invention
  - f. ☐ Brief Summary of the Invention
  - g. ☒ Brief Description of the Drawings (if drawings filed)
  - h. ☒ Detailed Description
  - i. ☒ Claim(s) as Classified Below
  - j. ☒ Abstract of the Disclosure

**UTILITY PATENT APPLICATION TRANSMITTAL**  
**(Large Entity)**

*(Only for new nonprovisional applications under 37 CFR 1.53(b))*

Docket No.  
20944.9000

Total Pages in this Submission

**Application Elements (Continued)**

3. ☒ Drawing(s) *(when necessary as prescribed by 35 USC 113)*
- a. ☐ Formal Number of Sheets \_\_\_\_\_
- b. ☒ Informal Number of Sheets 3
4. ☒ Oath or Declaration
- a. ☒ Newly executed *(original or copy)* ☐ Unexecuted
- b. ☐ Copy from a prior application (37 CFR 1.63(d)) *(for continuation/divisional application only)*
- c. ☐ With Power of Attorney ☒ Without Power of Attorney
- d. ☐ DELETION OF INVENTOR(S)  
Signed statement attached deleting inventor(s) named in the prior application,  
see 37 C.F.R. 1.63(d)(2) and 1.33(b).
5. ☐ Incorporation By Reference *(usable if Box 4b is checked)*  
The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied  
under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby  
incorporated by reference therein.
6. ☐ Computer Program in Microfiche *(Appendix)*
7. ☐ Nucleotide and/or Amino Acid Sequence Submission *(if applicable, all must be included)*
- a. ☐ Paper Copy
- b. ☐ Computer Readable Copy *(identical to computer copy)*
- c. ☐ Statement Verifying Identical Paper and Computer Readable Copy

**Accompanying Application Parts**

8. ☒ Assignment Papers *(cover sheet & document(s))*
9. ☐ 37 CFR 3.73(B) Statement *(when there is an assignee)*
10. ☐ English Translation Document *(if applicable)*
11. ☐ Information Disclosure Statement/PTO-1449 ☐ Copies of IDS Citations
12. ☐ Preliminary Amendment
13. ☒ Acknowledgment postcard
14. ☒ Certificate of Mailing
- ☐ First Class ☒ Express Mail *(Specify Label No.):* EM 126 346 934 US

**UTILITY PATENT APPLICATION TRANSMITTAL**  
**(Large Entity)**

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No.  
20944.9000

Total Pages in this Submission

**Accompanying Application Parts (Continued)**

15. ☐ Certified Copy of Priority Document(s) (if foreign priority is claimed)

16. ☒ Additional Enclosures (please identify below):

Power of Attorney

**Fee Calculation and Transmittal**


**CLAIMS AS FILED**

For	#Filed	#Allowed	#Extra	Rate	Fee
Total Claims	16	- 20 =	0	x \$18.00	\$0.00
Indep. Claims	4	- 3 =	1	x \$78.00	\$78.00
Multiple Dependent Claims (check if applicable) <input type="checkbox"/>					\$0.00
BASIC FEE					\$760.00
OTHER FEE (specify purpose) Assignment Recordation Fee					\$40.00
TOTAL FILING FEE					\$878.00

- ☒ A check in the amount of \$878.00 to cover the filing fee is enclosed.
- ☒ The Commissioner is hereby authorized to charge and credit Deposit Account No. 19-2814 as described below. A duplicate copy of this sheet is enclosed.
- ☐ Charge the amount of as filing fee.
- ☒ Credit any overpayment.
- ☒ Charge any additional filing fees required under 37 C.F.R. 1.16 and 1.17.
- ☐ Charge the issue fee set in 37 C.F.R. 1.18 at the mailing of the Notice of Allowance, pursuant to 37 C.F.R. 1.311(b).

Dated:

August 6, 1999

  
Signature  
John A. Fisher  
Snell & Wilmer L.L.P.  
One Arizona Center  
400 E. Van Buren  
Phoenix, Arizona 85004  
(602) 382-6328

cc:

**ANTI-REFLECTIVE COATING AND PROCESS  
USING AN ANTI-REFLECTIVE COATING**

Inventors:

Umesh Sharma

Kevin Q. Yin

Hong J. Wu

Suryanarayana Shivakumar Bhattacharya

Xiaoming Li

Snell & Wilmer L.L.P. Docket No. 20944.9000

Client Reference Nos. 98RSS217/218

## ANTI-REFLECTIVE COATING AND PROCESS

### USING AN ANTI-REFLECTIVE COATING

Inventors: Umesh Sharma, Kevin Q. Yin, Hong J. Wu, Suryanarayana Shivakumar  
Bhattacharya, Xiaoming Li

5

### BACKGROUND OF THE INVENTION

This invention relates to an anti-reflective coating and to a method for fabricating a semiconductor device including the steps of depositing and etching an anti-reflective coating.

10

The fabrication of semiconductor devices relies repeatedly on the photo lithographic transfer of a pattern from a mask onto the surface of a coated semiconductor wafer. During the photo lithographic process light passes through the patterned mask and the pattern is transferred to a photoresist layer coating the wafer. Ideally the pattern on the mask is exactly replicated in the photoresist layer. When the photoresist layer is coated on a highly reflective film such as a metal layer or a polycrystalline silicon layer, however, light reflections from the reflective layer can interfere with the exact replication of the pattern. Light that is off-normal can be reflected back through the photoresist layer to expose portions of the layer that were intended to be masked. This is especially significant if there are severe steps in the topography of the underlying substrate because incident light can be reflected off those severe steps and again cause unwanted exposure of the photoresist coating.

15

20

Organic anti-reflective coating (ARC) films have been extensively used in the semiconductor industry to reduce reflectivity and to ameliorate the above-described problem. The organic ARC films have not been totally satisfactory, however, especially as the devices being fabricated have become more complex, feature sizes of those devices have been reduced, and surface topography has become less planar. The organic ARC films tend to be relatively thick, non-uniform in thickness because applied as a liquid, and generally unable to maintain critical dimensions on the device. This is especially true as the photo lithographic systems have shifted to shorter wavelengths.

25

Because of the shortcomings of organic ARC films, the semiconductor industry is looking toward inorganic ARC films. The inorganic anti-reflective coatings reduce the undesired reflected light by phase-shift cancellation of specific wavelengths. Conventional inorganic ARC films, however, are not easily integrated into the process for fabricating some of the complex, state of the art semiconductor devices. Problems arise both with the deposition of inorganic ARC films having the desired properties and with the subsequent removal of those films at the completion of the photo lithographic process.

In accordance with the various embodiments of the present invention an anti-reflective coating which overcomes problems attendant with previous photo lithographic processes is described. Also described is a process for forming and subsequently removing an anti-reflective coating and for the fabrication of a semiconductor device.

#### BRIEF DESCRIPTION OF THE DRAWINGS

FIGS. 1 through 6 illustrate, in cross section, process steps in the fabrication of a partially completed semiconductor device in accordance with one embodiment of the invention.

FIG. 7 illustrates, in cross-section, process steps for the fabrication of a semiconductor device in accordance with a further embodiment of the invention.

#### DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS

One embodiment of the invention relates to an anti-reflective coating which can be utilized in the fabrication of semiconductor devices. Another embodiment of the invention relates to a method for etching a silicon oxynitride layer which can be utilized in forming an anti-reflective coating film. Further embodiments of the invention relate to processes for fabricating a semiconductor device utilizing an anti-reflective coating film. Although the various embodiments of the invention can be utilized in fabricating many types of semiconductor devices, the invention will be illustrated in connection with and is especially applicable to the fabrication of a FLASH memory device.

FIG. 1 illustrates, in cross-section, a portion of a partially completed semiconductor FLASH memory device 10. The partially completed device 10 includes a semiconductor

substrate 12 that is divided into active device regions by a field oxide 14. Only one active device region is illustrated, but those skilled in the art will understand how the surface of the substrate can be divided into the required number of isolated active device regions. In the active device region illustrated, a thin gate oxide 16 is formed on the surface of substrate 12. Overlying gate oxide 16 is a floating gate electrode 18 formed of polycrystalline silicon. A dielectric layer 20 is formed on the floating gate electrode. Layer 20 serves an important role in the functioning of the FLASH memory device, as is well known in the memory art. Because of the juxtaposition of the dielectric layer between two polycrystalline silicon elements, as will be apparent from the following description, dielectric layer 20 is hereinafter referred to as an "interpoly dielectric." In a preferred embodiment, interpoly dielectric 20 is a three layer structure (the three separate layers are not illustrated in the figure) including a bottom oxide layer having a thickness of about 8nm, a middle layer of silicon nitride having a thickness of about 10nm, and a top layer of oxide having a thickness of about 6.5nm. The bottom oxide can be formed by the thermal oxidation of the surface of the polycrystalline silicon of floating gate 18. The nitride layer and top oxide layer can be formed by chemical vapor deposition. As illustrated, the floating gate and interpoly dielectric have been patterned in known manner during previous process steps.

A second polycrystalline silicon layer 22 is formed over the surface of the structure including the interpoly dielectric layer 20. The layer of polycrystalline silicon 22, which can be deposited, for example, by chemical vapor deposition, will be used to form the control gate of the FLASH memory device as well as gate electrodes and interconnects for other non-memory devices utilized in the completed integrated circuit. The patterning of polycrystalline silicon layer 22 to form gate electrodes and interconnects having carefully controlled dimensions presents serious problems in the fabrication of semiconductor devices. This is especially true as the increasing complexity of integrated circuits requires the size of critical features utilized in the integrated circuit to be made smaller and smaller. The patterning of polycrystalline silicon layer 22 is preferably carried out in two steps as illustrated below. Polycrystalline silicon layer 22 is first patterned to form interconnects and the gate electrodes of non-memory devices. During this first patterning, the portion of layer 22 directly over the memory device is not etched. During the

second patterning, the interconnects and the gate electrodes of non-memory devices are protected from etching and the control gates and associated structure of the memory device are patterned.

Process steps for the first patterning of polycrystalline silicon layer 22 are illustrated in FIG. 2. An anti-reflective coating (ARC) film is applied to the surface of polycrystalline silicon layer 22. In accordance with the invention, the ARC film is a two layer structure including a first layer 24 of oxide and an overlying second layer 26 of silicon oxynitride. In a preferred embodiment, I-line photolithography is used for patterning the critical dimension layers including the patterning of polycrystalline silicon layer 22. In accordance with this preferred embodiment, the characteristics of the antireflective layer as herein illustrated are designed for the I-line wavelength of 365nm. Deposition conditions for the silicon oxynitride determine the thickness and the extinction coefficient (the imaginary term in the refractive index) of the layer, important terms in matching the antireflective properties of the ARC film to the photo lithographic wavelength selected. Oxide layer 24 preferably has a thickness of about 8nm and is deposited by chemical vapor deposition from a TEOS source. Deposition conditions and equipment for such chemical vapor deposition are well known to those of skill in the art. Silicon oxynitride layer 26 preferably has a thickness of about 26nm and is deposited by plasma enhanced chemical vapor deposition. The silicon oxynitride can be deposited, for example, in deposition equipment commercially available from Novellus. To achieve optimum results for the I-line lithography the silicon oxynitride is deposited at a deposition temperature of about 400°C, at a pressure of 2.6 Torr, with an RF power of about 300 watts. The silicon oxynitride is deposited from SiH<sub>4</sub>, N<sub>2</sub>O and nitrogen. In the preferred embodiment, the flow rates are: N<sub>2</sub> 9500sccm, SiH<sub>4</sub> 303sccm and N<sub>2</sub>O 247sccm. It has been found that the ratio of SiH<sub>4</sub> to N<sub>2</sub>O controls the optical parameters of the silicon oxynitride film such as the refractive index and the extinction coefficient. For use with I-line lithography and for an anti-reflective coating film having an oxide thickness between about 7.5nm to 10nm and having a silicon oxynitride thickness of about 25nm to about 30nm, an extinction coefficient of about 0.03±0.003 is preferred. To achieve such film characteristics the ratio of SiH<sub>4</sub> to N<sub>2</sub>O is preferably maintained in the range of 0.9-1.5:1 and most preferably is maintained at a ratio of about 1.22:1.



Continuing with the description of the process illustrated in FIG. 2, a layer of photoresist 28 is deposited on the anti-reflective coating film and is patterned, preferably using I-line lithography to achieve the pattern illustrated. The ARC film aids in replicating the pattern from a mask (not shown) in the photoresist layer 28. The use of the ARC film reduces reflections from, for example, the steps in the underlying polycrystalline silicon layer 22 caused by that layer passing over the edge of the field oxide 14. The patterned photoresist 28 will subsequently be used to etch the anti-reflective coating layers 26 and 24 as well as the underlying polycrystalline silicon layer 22 to the shape and size illustrated by the dashed lines 30. The patterning of photoresist layer 28 and the subsequent etching of the underlying layers masked by the photoresist layer are well known and will not be described further.

Following the first etching of polycrystalline silicon layer 22, as described above, to form the interconnects and gate electrodes of the non-memory transistors included in the integrated circuit, the very important and critical etching of the memory device itself is accomplished. During the first etching of polycrystalline silicon layer 22, the portion of layer 22 located over the memory device is protected and remains unetched. FIG. 3 is a cross-section through the partially fabricated memory device taken in a section perpendicular to the view illustrated in FIG. 2. The process step illustrated is known as the "stack etch" because of the stacked nature of the several layers in the resulting structure. The previously applied photoresist layer 28 is removed and an additional layer of photoresist is applied and patterned to form patterned photoresist region 32 overlying the anti-reflective coating film. The objective in this process step is to etch through both polycrystalline silicon layers 22 and 18, interpoly dielectric layer 20 and gate oxide layer 16 to form a stacked structure bounded by the dashed lines 34. The etching is accomplished by reactive ion etching or other directional etching as is well known in the art. Again, the ARC film aids in replicating the pattern from a mask (not shown) in the photoresist layer 32. The use of the ARC film reduces reflections from, for example, any underlying steps in the topography. Such steps may be especially severe at this stage of the device processing because the steps now also include those steps found at the edge of polycrystalline silicon layer 22 as previously patterned.

FIG. 4 illustrates a stacked structure which results from the etching described above and the subsequent removal of patterned photoresist portion 32. The stacked structure includes a first gate oxide 16, floating gate 18, interpoly dielectric 20 and control gate 22. The stacked structure is precisely aligned with respect to the active area with each of the layers of the structure aligned to the layers above and below. The stacked structure, at this point in the process, also includes layers 24 and 26 of the anti-reflective coating film. It remains to remove the anti-reflective coating from the top of the stack so that the processing can continue. Removal of the silicon oxynitride layer 26 must be accomplished without serious etching of the edges of any of the layers of the stack structure, and especially without any serious etching of the exposed edge of the silicon nitride included in the interpoly dielectric. Plasma etching of the silicon oxynitride layer 26 has proved unsuccessful because high etch selectivity of silicon oxynitride to exposed silicon is very difficult to achieve.

Hot phosphoric acid is well known as an etchant for silicon nitride. It has been discovered, in accordance with the invention, that the as-deposited silicon oxynitride also can be etched in hot phosphoric acid provided that the silicon oxynitride has not been exposed to any temperatures in excess of about 400°C prior to the etching step. If the stack structure 36 has been re-oxidized after the polycrystalline silicon etch, as is a routine process in many MOS process technologies, the etch rate of the silicon oxynitride in hot phosphoric acid is only about 0.2nm per minute. At this etch rate, the amount of time required to remove silicon oxynitride layer 26 would cause serious etching of the exposed edge of the silicon nitride included in interpoly dielectric layer 20. In accordance with the invention, however, etching of the silicon oxynitride film 26 prior to any high temperature heat treatment results in an etch rate in the hot phosphoric acid of about 6nm per minute. At such an etch rate silicon oxynitride layer 26 can be totally removed without deleteriously etching the exposed edge of the silicon nitride. The hot phosphoric acid etching of silicon oxynitride is carried out with the same etch composition and etch conditions as is the well know etching of silicon nitride.

FIG. 5 illustrates, in cross-section, the resulting stack structure after removal of the

silicon oxynitride layer 26 in hot phosphoric acid. The slight etching of the exposed edge of the nitride layer included in the interpoly dielectric layer is noted by the notch 40. The thin oxide layer 24 is also shown to have been removed in this view. Oxide layer 24 is easily removed in known manner.

To avoid any problems that might result from the notch 40, in a preferred embodiment the exposed edges of the polycrystalline silicon exposed at the edges of stack structure 36 are oxidized. FIG. 6 illustrates, in cross-section, the stack structure 36 after the exposed edges of polycrystalline silicon layer 22 and floating gate 18 have been reoxidized. The reoxidation is accomplished by placing the structure in an oxidizing ambient at an elevated temperature for a sufficient time to grow oxide layer 42 on polycrystalline silicon layer 22 and oxide layer 44 on floating gate 18. Oxide layers 42 and 44 are grown to a thickness of about 10nm so that the edges of the floating gate 18 and the control gate 22 are again brought into alignment with the edge of the silicon nitride layer that was etched during the removal of the anti-reflective coating film.

FIG. 7 illustrates, in cross-section, an alternate embodiment of the invention. To protect the edge of the silicon nitride included in interpoly dielectric layer 20 during the etching of silicon oxynitride layer 26, a layer of oxide is deposited by low temperature chemical vapor deposition to cover all exposed surfaces of the device. This oxide layer can be deposited, in known manner, for example by plasma enhanced CVD from a TEOS source, at a temperature of less than 400°C. The deposited oxide layer is then exposed to a reactive ion etch which selectively removes the oxide from exposed horizontal surfaces while leaving a sidewall oxide 50 on vertical surfaces. The process of reactive ion etching or other directional etching to leave sidewall oxide 50 is well known in the art. Sidewall oxide 50 serves to protect the previously exposed edge of the nitride layer included in interpoly dielectric layer 20. The silicon oxynitride layer 26 can then be etched, in accordance with the invention, in hot phosphoric acid without etching the interpoly dielectric layer. By depositing the oxide to form sidewall oxide 50 at a temperature of less than about 400°C, the rapid etchability of silicon oxynitride layer 26 in hot phosphoric acid is maintained.

The processing of the structure illustrated in either FIG. 6 or FIG. 7 can then continue, in known manner, to complete the semiconductor device structure. The remaining steps include, for example, the formation of diffused or otherwise doped regions in substrate 12, the provision of contacts and interconnections, and the like.

5           Thus it is apparent that there has been provided, in accordance with the invention, an anti-reflective coating, a method for etching a silicon oxynitride layer and a process for fabricating a semiconductor device. Although the invention has been described and illustrated with reference to preferred embodiments thereof, it is not intended that the invention be limited to these preferred embodiments.

10

6543080-00502660

WHAT IS CLAIMED IS:

1           1.     A process for fabricating a semiconductor device comprising the steps of:  
2           providing a semiconductor substrate;  
3           forming a silicon nitride layer overlying the substrate;  
4           deposition a layer of polycrystalline silicon overlying the silicon nitride layer;  
5           forming an anti-reflective coating overlying the layer of polycrystalline silicon, the anti-  
6           reflective coating comprising a first layer of oxide and a second layer of silicon oxynitride  
7           overlying the first layer;  
8           pattern etching the anti-reflective coating, the layer of polycrystalline silicon and the  
9           silicon nitride layer;  
10          removing the remaining layer of silicon oxynitride by etching in hot phosphoric acid  
11          before subjecting the layer of silicon oxynitride to any temperature greater than about 400°C.

2.     The process of claim 1 wherein the step of pattern etching comprises:  
forming a patterned structure having an edge and a top; and  
forming a layer of insulator on the edge prior to the step of removing the remaining anti-  
reflective coating.

3.     The process of claim 2 wherein the step of forming a layer of insulator comprises  
the steps of:  
depositing a layer of insulator overlying the patterned structure and the edge thereof;  
etching the layer of insulator to remove the insulator from the top of the patterned  
structure to expose the anti-reflective coating thereon and leaving at least a portion of the layer of  
insulator on the edge.

4. The process of claim 3 wherein the step of etching the layer comprises etching by reactive ion etching.

5. The process of claim 3 wherein the step of depositing a layer comprises depositing a layer of silicon oxide by chemical vapor deposition from a TEOS source.

6. The process of claim 1 wherein the step of forming an anti-reflective coating comprises the step of depositing a thin layer of silicon oxide by chemical vapor deposition from a TEOS source.

7. The process of claim 1 wherein the step of forming an anti-reflective coating comprises the step of depositing a layer of silicon oxynitride by plasma enhanced chemical vapor deposition from reactants  $N_2O$  and  $SiH_4$ .

8. The process of claim 7 wherein the ratio of  $SiH_4$  to  $N_2O$  reactants is maintained at about 1.22:1.

9. The process of claim 7 wherein the ratio of  $SiH_4$  to  $N_2O$  reactants is maintained in the range of about 0.9-1.5:1

1           10.    A process for etching silicon oxynitride which comprises the steps of:  
2           depositing a layer of silicon oxynitride overlying a substrate;  
3           forming an etch resistant pattern overlying the silicon oxynitride; and  
4           etching the silicon oxynitride in a phosphoric acid etchant without subjecting the silicon  
5 oxynitride to any temperature greater than about 400°C between the steps of depositing and  
6 etching.

669089-00504660

11. An anti-reflective coating for patterning a layer on a semiconductor device comprising:

a first layer of deposited oxide; and

a second layer of silicon oxynitride overlying the first layer.

12. The anti-reflective coating of claim 11 wherein the second layer of silicon oxynitride is characterized by a thickness of about 26nm and an extinction coefficient of about  $0.03 \pm 0.003$ .

13. The anti-reflective coating of claim 10 wherein the first layer has a thickness of about 7.5nm to about 10nm and the second layer has a thickness of about 24nm to about 30nm.

669889-0004E60



1           14.    A process for fabricating a semiconductor device comprising the steps of:  
2           depositing a first layer of oxide to a thickness of between about 7.5nm and 10nm by  
3 chemical vapor deposition from a TEOS source;  
4           depositing a second layer of silicon oxynitride overlying the first layer to a thickness of  
5 between about 25nm and about 30nm by plasma enhanced chemical vapor deposition;  
6           patterning the first and second layers; and  
7           etching the second layer in an etchant comprising hot phosphoric acid, the etching  
8 occurring before the second layer is subjected to any temperature greater than about 400°C.



15.    The process of claim 14 wherein the step of depositing a second layer of silicon oxynitride comprises depositing a layer from reactants comprising  $N_2O$  and  $SiH_4$  and controlling the ratio of reactants to vary the extinction coefficient of the second layer.

16.    The process of claim 15 wherein the ratio of reactants ( $SiH_4$  to  $N_2O$ ) is controlled to about 0.9-1.5:1.

17.    The process of claim 16 wherein the ratio of reactants is controlled to about 1.22:1.

## ABSTRACT

5           An anti-reflective coating for use in the fabrication of a semiconductor device includes a thin oxide layer and an overlying layer of silicon oxynitride. The anti-reflective layer is advantageously used in the fabrication of FLASH memory devices which include a layer of polycrystalline silicon and an underlying layer of silicon nitride. After being used to pattern the polycrystalline silicon and silicon nitride, the anti-reflective coating is removed in a solution of  
10       hot phosphoric acid with the removal taking place before the silicon oxynitride is exposed to any elevated temperatures.



550000 3050260




FIG. 3







FIG. 4



IN THE UNITED STATES PATENT AND  
TRADEMARK OFFICE

UTILITY PATENT

Applicant(s): Umesh Sharma, et al. Atty Docket No.: 20944.9000  
Serial No.: To Be Assigned Client Ref: 98RSS217/218  
Filed: Herewith Group Art Unit: To Be Assigned  
TITLE: ANTI-REFLECTIVE COATING AND PROCESS USING AN ANTI-  
REFLECTIVE COATING Examiner: To Be Assigned

DECLARATION FOR PATENT APPLICATION

As the below named inventors, we hereby declare that:

Our residence, post office address and citizenship are as stated below next to our names.

We believe we are the original, first and joint inventors of the subject matter which is claimed and for which a patent is sought on the invention entitled ANTI-REFLECTIVE COATING AND PROCESS USING ANTI-REFLECTIVE COATING, the specification of which:

☒ is attached hereto.  
☐ was filed on \_\_\_\_\_ as Application Serial No. \_\_\_\_\_ and was  
amended on \_\_\_\_\_ (if applicable).

We hereby state that we have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

We acknowledge the duty to disclose information which is material to patentability as defined in 37 C.F.R. §1.56

We hereby claim foreign priority benefits under 35 U.S.C. § 119(a)-(d) or § 365(b) of any foreign application(s) for patent or inventor's certificate, or § 365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or PCT International application having a filing date before that of the application on which priority is claimed.

Priority Not Claimed

☐

Number

Country

Filing Date

☐

Number

Country

Filing Date

We hereby claim the benefit under 35 U.S.C. § 119(e) of any United States provisional application(s) listed below.

Application Number

Filing Date

Application Number

Filing Date

We hereby claim the benefit under 35 U.S.C. §120 of any United States application(s), or §365 © of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of 35 U.S.C. §112, we acknowledge the duty to disclose material information as defined in 37 C.F.R. §1.56 which occurred between the filing date of the prior application and the national or PCT international filing date of this application.

Application Serial No.

Filing Date

Status -- Patent, Pending, Abandoned

Application Serial No.

Filing date

Status -- Patent, Pending, Abandoned

We hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full name of first co-inventor: Umesh Sharma

Inventor's signature: \_\_\_\_\_

Date: 7/24/95

Residence: \_\_\_\_\_

Newport Beach  
City

California / U.S.A.  
State/Country

Citizenship: \_\_\_\_\_

United States Citizen

Post Office Address: \_\_\_\_\_

785 Alderwood

Zip Code: 92660

Full name of second co-inventor: Kevin Q. Yin

Inventor's signature: Kevin Yin Date: 7/26/99

Residence: Irvine California / U.S.A.  
City State/Country

Citizenship: Chinese (U.S. Permanent Resident)

Post Office Address: 28 Santa Cruz Aisle Zip Code: 92606

Full name of third co-inventor: Hong J. Wu

Inventor's signature: Hong J. Wu Date: 7/26/99

Residence: Irvine California / U.S.A.  
City State/Country

Citizenship: Citizen of Peoples Republic of China

Post Office Address: 14702 Oak Ave. Zip Code: 92606

Full name of fourth co-inventor: Suryanarayana Shivakumar Bhattacharya

Inventor's signature: Suryanarayana Bhattacharya Date: 7/26/99

Residence: Irvine California / U.S.A.  
City State/Country

Citizenship: Citizen of India

Post Office Address: 31 Santa Catalina Aisle Zip Code: 92606

Full name of fifth co-inventor: Xiaoming Li

Inventor's signature: Xiaoming Li Date: 7/26/99

Residence: Irvine California / U.S.A.  
City State/Country

Citizenship: Citizen of Canada

Post Office Address: 182 Stanford Zip Code: 92612



Applicant(s): Umesh Sharma, et al. Atty Docket No.: 20944.9000  
Serial No.: To Be Assigned Client Ref: 98RSS217  
Filed: Herewith Group Art Unit: To Be Assigned  
TITLE: ANTI-REFLECTIVE COATING AND PROCESS USING AN ANTI-REFLECTIVE COATING Examiner: To Be Assigned

### POWER OF ATTORNEY

Joseph W. King, Jr., Esq., of CONEXANT SYSTEMS, INC., of Newport Beach, California, hereby certifies that, to the best of his or her knowledge and belief, the entire right, title, and interest in the above-captioned United States patent application is in Assignee, CONEXANT SYSTEMS, INC.

CONEXANT SYSTEMS, INC., the Assignee of the entire right, title, and interest in and to the above-captioned United States patent application and all inventions disclosed and claimed therein, hereby appoints as its attorneys to prosecute the above-captioned United States patent application and to transact all business in the United States Patent and Trademark Office connected therewith and with the resulting patent:

Joseph W. King, Jr., Reg. No. 35,768.

Furthermore, CONEXANT SYSTEMS, INC. also appoints as its attorneys to prosecute the above-captioned United States patent application and to transact all business in the United States Patent and Trademark Office connected therewith and with the resulting patent, individually and collectively:

**SNELL & WILMER L.L.P.**

One Arizona Center  
400 East Van Buren  
Phoenix, Arizona 85004-0001  
Tel. (602) 382-6000  
Fax (602) 382-6070;

and the registered attorneys associated with Snell & Wilmer's Customer Number 020322.

**Please send all further correspondence to Snell & Wilmer L.L.P. at the above address.**

By: Joseph W. King, Jr.

Title: Sr. IP Counsel

Date: 7/22/99